

MODEL HI-4896-1/1A

MINIATURE TIME-CODE GENERATOR

and

MODEL HI-4896-2

PRESET READER

FLOW CORPORATION
Special Products Division
127 Coolidge Hill Road
Watertown, Massachusetts 02172

June 1968

Approved For Release 2004/02/09 : CIA-RDP71B00399R000300150001-0 FLOW CORPORATION

TABLE OF CONTENTS

		Page
1.0	INTRODUCTION	1-1
1.1 1.2	Overall Description Equipment Specification	1-1
1.2.1	Airborne Time-Code Generator	1-1
1.2.1.1 1.2.1.2 1.2.1.3 1.2.1.4 1.2.1.5 1.2.1.6	Time-Base Oscillator Signal Outputs Operating Controls Output Connectors Equipment Mechanical Specification Environmental	1-1 1-1 1-2 1-2 1-2
1.2.2	Ground Preset Unit Specification	1-3
1.2.2.1 1.2.2.2 1.2.2.3 1.2.2.4 1.2.2.5 1.2.2.6	Operating Controls and Indicators Output and Input Connectors Package Power Input Battery-Charger Rate Fuses	1-3 1-3 1-4 1-4 1-4
2.0	INSTALLATION	2-1
2.1 2.2 2.3	Grount Preset Unit Airborne Time-Code Generator Cables	2-1 2-1 2-2
3.0	OPERATION	3-1
3.1	Charge Battery	3-1
3.1.1 3.1.2 3.1.3	Connect Airborne TCG to GPU Airborne Time-Code Generator Keep Charger at ON	3-1 3-1 3-1
3.2 3.3 3.4	Preset Generator Operation Emergency Operation	3-1 3-2 3-2
4.0	MAINTENANCE	4-1
4.1	Maintonanco - Airborna TCG	4-1

Approved For Release 2004/02/09 : CIA-RDP71B00399R000300150001-0

TABLE OF CONTENTS

(Continued)

		<u>Page</u>
4.1.1 4.1.2	Battery–Level Check Oscillator Frequency	4-1 4-1
4.2	Preset Unit Check	4-1
4.2.1	Battery Charger Cut-Off Voltage Check	4-1
5.0	THEORY OF OPERATION - GENERAL	5-1
5.1	Airborne Time-Code Generator	5-1
5.1.1 5.1.2	Input Circuits Input-Output Board PC-1	5-1 5-2
5.1.2.1 5.1.2.2 5.1.2.3 5.1.2.4 5.1.2.5	Power Regulator Divider - 1 mHz to 1000 Hz Modulator Sine-Wave Shaper - 100 kHz Input Filters	5-2 5-2 5-3 5-4 5-4
5.1.3	Divider-Decoder Board PC-2	5-4
5.1.3.1 5.1.3.2 5.1.3.3 5.1.3.4 5.1.3.5	Divider Flip–Flops Code Format Decoder X signals Decoder Y Code Group Gates Register Seconds Advance	5-4 5-4 5-5 5-5 5-6
5.1.4	Register Board PC-3	5-6
5.1.4.1 5.1.4.2	Register Flip-Flops Code-Scan Gates	5-6 5-6
5.2	Ground Preset Unit	5-7
5.2.1 5.2.2 5.2.3 5.2.4	Logic Power Supply Battery Charger Preset Circuit Operation Reader Logic	5-7 5-8 5-8 5-9
5.2.4.1 5.2.4.2 5.2.4.3 5.2.4.4	Overall Operation Automatic Gain Control – Trigger Board A101 Code-Detector Board A102 Cycle Counter A103	5-9 5-10 5-11

Approved For Release 2004/02/09 : CIA-RDP71B00399R000300150001-0 FLOW CORPORATION

TABLE OF CONTENTS

(Continued)

		Page
5.2.4.5	Divider-Decoder Board A104	5-11
5.2.4.6	Register Boards A105, A106, A107	5-11
5.2.4.7	Display Drivers V1 to V6	5-12
	APPENDIX I - BATTERY CHARACTERISTICS	A1-1
1.0	INTRODUCTION	A1-1
2.0	PRECAUTIONS	AI-1
3.0	CHARGING PRACTICES	AI-3
4.0	DISCHARGE PRACTICES	AI-3
5.0	CELL MAINTENANCE	AI-3
	APPENDIX II - FUNCTIONAL USE	AII-1
	APPENDIX III - PARALLEL OUTPUT OPTION	AIII-

Approved For Release 2004/02/09 : CIA-RDP71B00399R000300150001-0

LIST OF FIGURES

Figure Number	<u>Title</u>	Drawing Number
1.1	Miniature Time-Code Generator	C4896-00001
5.1	Assembly, Ground Preset Unit	D4896-41001
5.2	Assembly, Time-Code Generator	D4896-40009
5.3	Logic Diagram, Ground Preset Unit	R4896-71006
5.4	Chassis Wiring, Time-Code Generator	C4896-70002
5.5	Waveforms, Time-Code Generator	C4896-00002
5.6	Waveforsm, Ground Preset Unit	C4896-00003
5.7	PC-1 Board Schematic	D4896-70001 S1
5.8	PC-1 Board Assembly	C4896-40002
5.9	PC-2 Board Schematic	D4896-70001 S2
5.10	PC-2 Board Assembly	C4896-40003
5.11	PC-3 Board Schematic	D4896-70001 S3
5.12	PC-3 Board Assembly	C4896-40004
5.13	AGC Board Schematic - A101	D4896-70506
5.14	AGC Board Assembly	D4896-40506
5.15	Code-Stripper Schematic and Assembly	C101-40121
5.16	Penta Flip-Flop Schematic and Assembly	C101-40409
5.17	Divider-Decoder Schematic and Assembly	C101-40122
5.18	Register Schematic and Assembly	C101-40106
5.19	Power Supply Board Schematic	C4896-71002 S1
5.20	Power Supply Board Assembly	D4896-41002
5.21	Power Supply Schematic	C4896-71001 \$2
5.22	Component Board	B4896-11009
5.23	Chassis, Component Layout	C4896-41003
5.24	Outline, Time-Code Generator/Reader	C4896-01001
5.25	Mounting Plate, Miniature TCG	C4896-1101
AIII-1	Generator Assembly	D4896-40010
AIII-2	Generator Outline	C4896-00004
AIII-3	PC-4 Schematic	A4896-70001 S4
AIII-4	PC-4 Assembly	D4896-30005 S3

SECTION 1

INTRODUCTION

1.0 INTRODUCTION

The time-code generator system consists of two units: the Airborne Time-Code Generator (TCG) and the Ground Preset Unit (GPU). The TCG is a completely self-contained unit which generates a serial time code for periods up to a day using a self-contained battery. The GPU is used to charge the battery in the TCG, preset the time of day, and check the output code for correct format.

1.1 Overall Description

The airborne TCG is housed in a miniature package consisting of a recharge-able battery of six silver-zinc cells, a 1 megaHertz oscillator, and four printed-circuit boards containing integrated circuits and discrete components used in the power supply and modulator. The complete system operates from a regulated +5 volts obtained from the battery.

The ground unit (GPU) is used to preset the time in hours, minutes, and seconds into the TCG. The output of the TCG is read by the preset unit to insure all circuits are operating properly. The internal battery of the TCG is charged and the voltage checked by a panel meter on the GPU. Automatic cutoff is provided for unattended charger operation.

1.2 Equipment Specification

1.2.1 Airborne Time-Code Generator

1.2.1.1 <u>Time-Base Oscillator</u>

Stability:

 1×10^{-7} per 24 hours after temperature stabiliza-

tion.

Frequency Change:

Less than $+5 \times 10^{-6}$ over temperature range 0 to

60 degrees C.

1.2.1.2 Signal Outputs

- a. All Outputs are short-circuit-proof to ground.
- b. <u>Time Code Format</u>

XR3 time code modulated on a 1000 Hz carrier frequency (20-bit code, 25 pps bit rate). Modulation ratio adjustable from 2:1 to 6:1. Output level is a nominal 3 volts peak-to-peak into a 1000 ohms to ground. (J2)

c. 100 kHz Sine Wave

Signal level 1 volt peak-to-peak into 10,000 ohms load to ground. (J3)

1.2.1.3 Operating Controls

- a. Switch, Power OFF-ON. Turns off internal battery when equipment is not in use.
- b. Switch, OPERATE-RESET. Used to reset generator to zero if ground preset unit is not available.

1.2.1.4 Output Connectors

- a. External preset connector J1 (Deutsch DSM04-7-15S) connects the generator to the GPU for charging battery and presetting time.
- b. Code Output J2 (Miniature coax UG1468/U) connects the serial time code to desired load. (Need not be connected during preset; however, if connected to modulated code input of Preset Reader, will provide a backup check of code accuracy after removal of umbilical.)
- c. 100 kHz output J3 (miniature coax UG1468/U) connects the 100 kHz sine wave to desired load.

1.2.1.5 Equipment Mechanical Specification

Size (See Figure 1.1 for mounting dimensions)
 Approximately 6-1/4 x 3 x 2-7/8, including mounting base.
 The unit is designed for direct mounting and no vibration isolators are provided.

b. Weight

Approximately 35 ounces.

1.2.1.6 Environmental

a. Vibration

5 g's to curve B of MIL-STD-810A.

b. Shock

15 g's 11-millisecond duration in all three axes.

c. Temperature and Humidity

0 to 60 degrees C at relative humidity of up to 95 percent, without condensation.

d. Altitude

To 100,000 feet.

1.2.2 Ground Preset Unit Specification

1.2.2.1 Operating Controls and Indicators

- a. Power Switch S1 OFF-ON. Controls primary ac input power.
- Charger Switch S2 ON-OFF-TRICKLE. Controls operation of battery charger. Normal position during battery-charge cycle is ON.
- c. Mode Switch S3 CLEAR-SET-STOP-RUN. Allows preset of time in airborne generator. CLEAR resets all registers to zero. SET allows preset of hours, minutes, and seconds into TCG, using pushbutton advance switch. STOP resets minor counter in TCG to zero, register remains at preset value (no output code). RUN mode is normal mode of operation. The first register advance occurs one second after unit is switched to RUN mode.
- d. Time Set pushbuttons ADVANCE HOURS (S4), ADVANCE MINUTES (S5), and ADVANCE SECONDS (S6). Depressing these switches cause the time to advance in the respective registers.
- e. Display Bulbs V1 to V6. The Nixie display exhibits the register in hours, minutes, and seconds. The advance of the register time is "on time" with the code.
- f. Meter M1 shows the state of charge of the battery in the airborne TCG. A fully-charged battery is at 9.6 volts.

1.2.2.2 Output and Input Connectors

a. J1 - Input Power MS3102A-10SL-3P.

<u>Pin</u>	<u>Function</u>
Α	115 volt, 50 to 400 Hz
В	115 volt return
С	Chassis Ground

- b. J2 Deutsch DSM04-7-15P. Connects the GPU to the TCG. (See Dwg C-4896-70002)
- c. Modulated Code J3 (BNC). Monitors the input code from the TCG.
- d. One-Pulse-Per-Second J4 (BNC). Provides method for determining exact synchronization of generator. The leading edge of the +4-volt pulse is "on time". The pulse is 40 ms wide.
- e. DC Code J5 (BNC). Monitors detected code.

1.2.2.3 Package

Overall dimensions are 5–1/4 inches high by 6–1/2 inches wide front panel. (May be rack-mounted by providing extensions.) Unit extends 12 inches behind front panel. Add 2 inches for mating connector and cable.

1.2.2.4 Power Input

The unit operates on 105 to 125 volts, 50 to 400 Hz, single-phase. Power is less than 40 watts, depending upon battery-charger requirements.

1.2.2.5 Battery-Charger Rate

The charge rate is a constant current providing a 85 percent charge in approximately 12 hours or less. The current shuts off as the voltage approaches 9.6 volts across the battery. The unit may be operated while the charger is working.

1.2.2.6 Fuses

The equipment is protected by the following fuses:

Fuse	Туре	<u>Function</u>
Fl	1/2 Amp MDL	AC primary
F2	1/4 Amp AGC	+15-volt supply
F3	1/16 Amp AGC	+200-volt display

SECTION 2

INSTALLATION

2.0 INSTALLATION

2.1 Ground Preset Unit

- a. The GPU may be rack-mounted in 5-1/4-inch panel height by the addition of extension plantes on the front panel.

 Optionally, the unit may be placed on the bench.
- b. Connect the GPU to a source of ac power from 105 to 125 volts ac, 50 to 400 Hz. Avoid power lines with excessive surges, since the unit may be damaged by line voltage in excess of 175 volts ac for even short durations.
- c. Connect the preset unit to the TCG by use of cable W1 which is prepared according to Section 2.3. The cable is connected from J2 of the GPU to J1 of the TCG.

2.2 Airborne Time-Code Generator

a. Install the TCG in a position with base down. Other positions may result in a decrease of battery life. Caution: when charging battery, airborne TCG must be mounted with mounting plate down or battery will leak with possible damage to the circuit boards. See Figure 1.1 for mounting dimensions. Use four each 6-32 screws to restrain unit. (Note that the mounting plate may be removed and other more suitable plates used, if required. Consult factory for any additional mounting requirements.)

b. Airborne TCG Installation After Preset

In some applications, the generator is preset at some location remote to the aircraft and the generator carried to the aircraft and installed while operating. Do not operate control switch while installing. The unit must remain ON and OPERATING during installation. After securing mounting base, connect coax connectors to J2 and J3. The large multi-pin connector J1 is not used during normal operation. This connector is only used on the ground to preset the generator and charge the battery.

Approved For Release 2004/02/09 : CIA-RDP71B00399R000300150001-0 FLOW CORPORATION

2.3 Cables

The TCG is connected to the GPU by a cable W1, which should not be longer than 15 feet in length. A longer cable requires shielding.

a. Cable W1

Connector P1 (TCG end) Deutsch DSM07-7-15P Connector δ2 (GPU end) Deutsch DSM07-7-15S

Connect pins indicated below with a No. 20 stranded wire Type B20, or equal.

Connect pins 1, 2, 3, 4, 5, 6, 7, 8, 10, 13, 14, 16, 17, and 19.

Omit pins 9, 11, 12, 15, and 18.

b. Cable W2 (Power Cable - Preset Unit)

Connector P1 MS3106A-10SL-3S with cable clamp MS3057-4.

Connect power cord to pins as below.

Pin A 115-volt ac

Pin B 115-volt ac return

Pin C Safety Ground

SECTION 3

OPERATION

3.0 OPERATION

3.1 Charge Battery

The TCG (Time-Code Generator) is operated only from the battery, so for reliable operation, the battery must be charged properly to obtain the operating time required. The following steps are to be observed.

- 3.1.1 Connect Airborne Time-Code Generator to Ground Preset Unit using cable W1 as in Section 2. Connect GPU to the power line. Perform the following steps on the GPU.
 - a. Turn switch S1 to ON. Nixie display lights up.
 - b. Place CHARGER switch \$2 to ON.
 - Observe meter M1. Voltage should read between
 5 and 9.6 volts, depending on state of charge.

3.1.2 Airborne Time-Code Generator

- a. Place power switch to OFF during charge. The generator is still operable if the GPU is connected and the charge time is minimized with this switch OFF.
- b. Keep S2 in OPERATE position at all times.
- 3.1.3 Keep charger at the ON position. The meter M1 should read 9.6 volts after the battery has charged. (Up to 16 hours, depending on state of charge). At 9.6 volts, the charger will cut out. If it is desired to keep unit at full charge for standby operation, charger switch should be placed into TRICKLE. This reduces the possibility of gassing off the water in the battery.

3.2 Preset Generator

The generator may be preset any time while it is connected to the GPU. Observe the following steps.

- a. Place Mode Switch S3 into CLEAR position, then move to SET. The register display now reads all zeros.
- b. Depress ADVANCE button until a forthcoming time is preset into the hours, minutes, and seconds register.
- c. Place Mode Switch S3 into STOP position as soon as correct time is set into register.
- Wait for clock time to equal register time. Turn Mode Switch S3 to RUN the moment this time is reached. The register will advance one second later.
- e. Observe the operation of the display. The time will advance normally if the unit is operating correctly.

NOTE: Several seconds may elapse before a correct time is read after starting. This is due to the AGC in the reader adjusting to the signal level.

- f. Turn TCG power switch to ON. IMPORTANT.
- g. Remove the large connector from the TCG. The unit is now ready for operation.

3.3 Operation

The generator will operate for a period up to 24 hours on one charge, depending upon the condition of the battery and temperature of operation. The generator may be turned OFF any time during operation to conserve the battery charge. The charge will be substantially the same for several days or longer, depending on the condition of the battery. After usage, turn generator OFF. If the unit is to be stored for extended periods of time, run generator until battery is discharged to 5 volts, then turn OFF. Battery condition may be checked at any time by plugging in the GPU. Be sure charger switch is OFF, to check level of battery.

3.4 Emergency Operation

The generator may be run without a GPU for preset by placing the OPERATE-RESET switch into the RESET position and returning to OPERATE position. The unit counts from zero time through 24 hours and repeat. The battery must be in a charged condition for operating.

SECTION 4

MAINTENANCE

4.0 MAINTENANCE

4.1 Maintenance - Airborne Time-Code Generator

There are two items requiring maintenance in the TCG. The battery needs an occasional check for fluid level, and the oscillator requires a frequency adjustment.

4.1.1 Battery-Level Check

Charge battery to full capacity. (See Section 3.1). Remove mounting plate from bottom of unit by removal of the two rows of screws. Remove the left side cover nearest the power switch. This exposes the battery and oscillator. See Appendix I for detailed instructions on the care of the battery.

4.1.2 Oscillator Frequency Check

WARNING: Do not reset oscillator unless source frequency has a frequency of better than p part in 10⁷. Observe frequency at the 100 kHz output connector. Adjust frequency by inserting a miniature screwdriver into the adjustment hole on the bottom of the unit. The mounting plate must be removed to reach this hole.

NOTE: Clockwise rotation of control decreases frequency with an adjustment sensitivity of one part in 10^{-6} for each half-turn of rotation.

Check operation by running unit against standard such as WWV for 24 hours, and observe time drift. Drift should be less than 50 ms in a normal room environment for a 24-hour period.

4.2 Preset Unit Check

4.2.1 Battery Charger Cut-Off Voltage Check

The GPU requires periodic checking to see if the meter and charging circuit is operating correctly.

Approved For Release 2004/02/09 : CIA-RDP71B00399R000300150001-0

Connect TCG as in paragraph 3.1, except remove terminal + from battery, as per paragraph 4.1.1. Place a 1000-ohm resistor between the red battery lead (disconnected from battery) and the return blank lead (ground). Connect a calibrated digital voltmeter across the resistor. Measure voltage. Adjust R5 in charger if voltage is not between 9.25 and 9.35 volts. Reconnect battery lead.

SECTION 5

THEORY OF OPERATION

5.0 GENERAL

The Airborne Time-Code Generator (TCG) performs the following functions:

- a. Generates serial time-of-day code modulated on a 1000-Hz carrier.
- b. Provides a 100-kHz sine-wave output.
- c. Operates for 24 hours on self-contained battery.
- Can be remotely preset and monitored by the Ground Preset Unit (GPU).
- e. Internal TCG battery is charged by GPU.

The Ground Preset Unit (GPU) performs the following functions:

- a. Contains reader circuit to decode and display serial time code.
- b. Has control circuits to stop and preset TCG.
- Contains battery charger and meter to charge and monitor the voltage of the internal TCG battery.
- d. Operates from 115-volt, 50- to 400-Hz power.

5.1 Airborne Time-Code Generator

5.1.1 Input Circuits

The diagram of the chassis wiring is in Fig. 5.1. This shows the input panel connector J1, the oscillator Y1, the battery, series regulator, and bottom board connector. The battery voltage is reduced to +5 volts by the series regulator Q1. Panel switch S1 removes battery from circuit. Panel switch S2 is used as a reset of internal dividers. The generator starts at zero time when this switch is depressed and released. The oscillator output is a one-mHz (megaHertz) signal

which is a square wave of 4 volts amplitude from 0 volts to +4 volts. The battery voltage is 9.6 volts at full charge (with charger on), and drops to approximately 6 volts when the unit becomes inoperative.

5.1.2 Input-Output Board PC-1

The board PC-1 plugs into the connector P1 mounted on the chasis. The 19-pin connector is on one end of the board and connects this board PC-1 to the chassis and output connector wiring. The second board PC-2 plugs into the male pin which protrudes from the component side of this board. The input-output board PC-1 performs the following circuit functions:

- a. Regulates battery voltage to +5 volts.
- b. Divides 1-mHz signal to 1000 Hz.
- c. Modulates code on 1000-Hz carrier.
- d. Generates 100 kHz sine wave.
- e. Provides termination and filters input signals from GPU.

5.1.2.1 Power Regulator

The output of the battery is regulated by the series regulator in the chassis. The regulator amplifier consists of Q1 and Q2, and associated circuits on PC-1. Q1A is an emitter-follower which has an almost constant output voltage driving the second zener diode CR2. The voltage from CR2 is fed to one side of the differential amplifier Q2A and Q2B. The base of Q2B is driven from the divider R13 and R12 which monitors the regulator output. Transistor Q1B is an amplifier which drives the external series regulator. Table 5.1 shows voltages at each transistor element for this board.

5.1.2.2 Divider - 1 mHz to 1000 Hz

This divider, located on the PC-1 board, is a flip-flop divider chain consisting of divide-by-five and divide-by-two circuits. All of the digital circuits use a low-power R-S Master-Slave integrated-circuit-type flip-flop. Data sheets for the items used are to be found in the Appendix. Note that all flip-flops are externally connected (Q to Reset gate input and \overline{Q} to Set gate input) to provide the logic equivalent of the J-K flip-flop.

All logic circuit elements are powered from the +5 and ground supplies. Output logic levels are specifically described in the product bulletin but, generally, all signals described as a 0 logic level is between 0 and +0.2 volts, and a 1 logic level between +4 and +5 volts. Waveforms are very fast — in the order of 20 to 20 ns rise and fall times.

Divider waveforms are shown in Fig. 5.5. These waveforms are identical for all dividers, and differ only in pulse rates. Shown are the flip-flop waveforms for all the circuits.

The divider on PC-1 consists of a series of \div 5 and \div 2 stages. Flip-flops A1, A4, A2 are a \div 5 circuit, and A3 a binary divider stage. These divide the 1 mHz down to a 100 kHz square wave. This square wave is fed to the 100-kHz shaper. (See Section 5.1.2.4). The 100 kHz is further divided to 1 kHz by two successive \div 10 circuits comprised of A5, A7, A6 (\div 5), A8 (\div 2), A9, A11, A10 (\div 5), and A12 (\div 2). The output of A12 is a 1000-Hz square wave.

All dividers have a common reset line on pin 5. This reset line normally sits at +5 volts, held by R37. The reset signal, a 0, forces all flip-flops to logic 0 output on pin 12 (Q output). The reset is present when the unit is first preset by the GPU, or when S2 on the front panel of the TCG is pushed to RESET.

The output of A12 (1000-Hz square wave) is fed out to the connector P1 pin 6. It is jumpered back to the board on pin 22. This jumper may be removed during test and a 1-mc from the oscillator Y1 or external signal from a generator fed into pin 22. These higher-speed signals allow more rapid testing of the registers by speeding up operation of the slower stages.

5.1.2.3 Modulator

The code output from the generator is modulated on a 1000-Hz carrier. This modulator is found on PC-1 and consists of a sine-wave shaper, a modulator, an amplifier, and output stage. The 1000-pps square wave is filtered in L1, C8, C9 into a 1000-Hz sine wave. Capacitors C8 and C9 are selected so that the zero crossing of the sine wave is in synchronism with the input square wave. Transistor Q4 is a FET, and provides a high-impedance output for the tuned circuit. The modulator is a FET Q3. This transistor clamps a percentage of the sine wave to ground as selected by the modulation-ratio potentiometer R19. Modulation ratio can be set between 0 and 100 percent by use of this control. The modulated signal is fed into the differential amplifier Q5. The Q5B input is a feedback input, and is used to reduce the output impedance. The feedback is fed through the network R23, C13, and R22. The output

driver transistor is Q6B. The output is coupled by a capacitor C12 which eliminates the dc offset. Levels of quiescent voltage of all transistors may be found in Table 5.1. The output ac level is 3 volts peak-to-peak under no load. Output impedance is under one hundred ohms, but power limitation restricts the load resistor to greater than 1000 ohms.

5.1.2.4 Sine-Wave Shaper - 100 kHz

The 100 kHz square wave from flip-flop A3 is converted into a sine wave by the network L2 and C15, C16. The output of this network is fed to Q7 and then coupled to the output amplifier Q8A and the driver transistor Q8B. The output level is a 1 volt peak-to-peak, with an output impedance of approximately 250 ohms.

5.1.2.5 Input Filters

The signals used by the preset unit (GPU) to set in a desired time-of-day are filtered on this board PC-1 before being used by the register and divider. The filter capacitors C1 through C5 are used to protect the CLEAR, SET, ADVANCE SECONDS, ADVANCE MINUTES, and ADVANCE HOURS lines from external noise pulses on the preset line. The pull-up resistors R1 through R5 insure a logic 1 at the input of all gates when preset unit is disconnected.

5.1.3 Divider-Decoder Board PC-2

The divider-decoder board is used to divide the 1000-pps signal output from PC-1 down to 1 pps, and to generate waveforms used in the construction of the code format.

5.1.3.1 Divider Flip-Flops

The 1000-pps signal is divied by two $\div 2$ flip-flops A17 and A16. This is followed by $\div 5$ D15, D16, and D17. The output of D17 is 50 pps. This is followed by a $\div 2$ A12 giving 25 pps, the basic code rate. This 25 pps is divided down to 1 pps by two $\div 5$ chains A19, A20, A21, and A22, A23, A15.

5.1.3.2 Code Format

The function of the gates A1, A2, and A3 is to generate the basic code elements of code zeros, code ones, and code markers. These elements

Approved For Release 2004/02/09 : CIA-RDP71B00399R000300150001-0

are width-coded, and are inserted into the code format at appropriate times. The code elements have the following lengths:

Code 0	12 ms	
Code 1	24 ms	
Code Marker	36 ms	
Code Bit Period	40 ms	(25 pps)

The code format may be found in the Fig. 5.5, which shows all waveforms. Note that the trailing edge of each code element is "on time".

The code zeros (inverted) are viewed at pin 14 of the gate A1, code ones at pin 5 of A1, and markers at pin 10 of A3.

The code ones are gated by the output of the register scan gates coming into Al pin 10. The code ones are on Al pin 9. The output of Al pin 8 is the code ones (inverted). The zeros and gated ones are "or" gated, and the output of A2 pin 14 is the code zeros and ones. These are gated in A2 pin 1 and 2 by the pin 10 output of A15. This removes all moculation from the code during the last 0.2 seconds of each second. The code marker is gated on once each second during code element 25, forming a marker with the trailing edge on time at the second. The combined and completed code is found at pin 5 of A2. This code is fed to the modulator through interboard pin 3.

5.1.3.3 Decoder X signals

The divider A19, A20, A21 is a - 5 with 25-pps input and 5-pps output. The flip-flops have five combinations in the divide-by-five cycle. These five combinations are decoded into a five-line output, each one for a given period of 40 ms. Only one line is a "one" at any time. See waveforms, Fig. 5.5.

5.1.3.4 Decoder Y Code Group Gates

The dividers A22, A23, and A15 form a ÷ 5 chain with 5-pps input and 1-pps output. These five combinations are decoded into five separate signals which are observed at the outputs of the gates A7 pin 8 (Y0), A7 pin 14 (Y1), A6 pin 8 (Y2), A6 pin 14 (Y3), and A15 pin 12 (Y4). These signals are used to gate out groups of code scan outputs. The group G0 is gated by Y0, G1 by Y1, G2 by Y2, and G3 by Y3. These four scangate groups are obtained from the register board PC-3. The outputs of these are "or" gated, and the output of A14 pin 10 are the scan-gate outputs which gate out the code "ones".

5.1.3.5 Register Seconds Advance

The inputs to the register board PC-3 are through A18* pin 5 and A18* pin 8. The double inversion does not modify the 1-pps signal, except during the preset. Normally, the inputs of A18 pin 6 and A18 pin 9 are "ones". During preset the SET line is a zero, making the output of A18 pin 5 a one. This enables the following gate, and successive grounding of the ADVANCE SECONDS line advances the seconds register one second for each push of the preset switch. Since the code scan must take place before the new number appears in the register display, the advance of the numbers must be done slowly to prevent passing the desired number.

*On PC-2 board.

5.1.4 Register Board PC-3

The register board is the third board in the stacked assembly. It contains the flip-flop dividers which generate the BCD (binary coded decimal 8 - 4 - 2 - 1) time-of-day. The condition (zero or one) of the register flip-flops are scanned once each second to generate the new second-minute-hour time-of-day code.

5.1.4.1 Register Flip-Flops

The time is stored in the register counter flip-flops. The dividers are weighted in a BCD 1-2-4-8 format. The seconds divider is a divide-byten, followed by a divide-by-six. The waveforms are on the Waveform Drawing Fig. 5.5. The designation of each flip-flop, such as 10S (10 seconds), indicates the time at which the flip-flop first is set, and is also the weight of the code-bit element.

The register counts up to 23:59:59 and recycles to zero. The final divider chain is a divide-by-twenty-four counter to provide for the hours cycle.

5.1.4.2 Code-Scan Gates

The scan gates are used to generate the "ones" information in the output code. For example, if the 10S (ten-second) flip-flop is set, the corresponding bit in the code is a "one". In like manner, all of the 20 bits in the code are controlled. The scan gate opens the path from the flip-flop to the "one gate" on PC-2 over the first twenty periods of the twenty-five-pulse-per-second code. The scan gates are in a series sequence.

Approved For Release 2004/02/09 : CIA-RDP71B00399R000300150001-0

The two-second (2S) flip-flop, for example, is scanned by the X3 signal. The output of this gate appears on pin 6 of the interboard connectors as G3 (Group 3). The G3 signal is gated on PC-2 at time Y3. The effect is to open the gate to the 2S flip-flop at X3, Y3 time. The twenty gates are opened in sequence so that the 20 flip-flops are scanned in order from high order to low order.

5.2 Ground Preset Unit (Dwg R 4896-71006)

The Ground Preset Unit operates during the battery charge and time preset periods. The following circuits will be discussed in detail:

- a. Logic power supply.
- b. Battery charger.
- c. Preset circuits.
- d. Reader-display logic.
- e. High-voltage regulator.

In addition, the individual cards are described in detail.

5.2.1 Logic Power Supply (Dwgs 4896-71001 and 4896-71002)

The logic power supply provides the regulated +5 volts for the operation of digital integrated-circuit boards. In addition, it provides an unregulated +15 and -15 volts, which are used by the battery charger and AGC boards.

The power transformer is provided with ±5 percent taps for adjustment of incoming voltage for marginal power operation, although the normal operating range is from 105 to 125 volts ac.

The transformer has the following specifications:

Pins	Winding	<u>Voltage</u>
1 (2), 3 (4)	Primary	115 volts, 50 to 400 Hz, <u>+</u> 5% taps
5, 6, 7	Secondary No. 1	7.0-0-7.0 volts, 5 amperes
8, 9, 10	Secondary No. 2	12.0-0-12.0 volts, 0.2 amperes
11, 12	Secondary No. 3	160 volts, .030 amperes

All voltages are rms read across windings with an isolated meter.

The output of secondary is full wave rectified by CR1 and CR2 with filter capacitor C1. The output is approximately 9 volts, unregulated. This voltage is regulated by the series pass transistor Q1 with A2 as an emitter-follower driver.

The plus and minus 15-volt supplies are rectifed by full-wave rectifiers on the regulator board. The output of the plus 15-volt supply is from pin 13 on A108 and filtered by C2. This current is used to charge the battery in the TCG. The minus 15-volt is from pin 16 of A108. This voltage is used as a bias on the battery monitor and as a supply for the AGC board A101.

5.2.2 Battery Charger

The battery charger is a simple resistor current-limited supply with a shunt regulator. The basic charge current comes through a 35-ohm resistor R3 for a nominal 200-ma charge current for normal CHARGE setting, or a 330-ohm R4 for a 20-ma trickle charge. The output of the battery is monitored by the meter and the viewing network CR4 and R5. The potentiometer R5 is adjusted to turn on the shunt regulator transistor Q4 when the voltage of the battery reaches the peak charge value of 9.3 volts. The base of the transistor Q4 is held negative until the battery nears the full charge voltage. At this point, the Q4 is turned on until all of the charger current is shunted by this transistor. The Appendix contains complete instructions on care and maintenance of the battery.

5.2.3 Preset Circuit Operation

The switch S3 is used in conjunction with the pushbutton switches S4, S5, and S6 in setting a desired time into the airborne time-code generator. The following listing shows the effect of each position of S3 on the airborne time-code generator.

<u>a</u> .	CLEAR	Register reset to 0, Divider reset to 0, no code output.
<u>b</u> .	SET -	Divider operating, code output, register not advancing at 1 pps, register may be advanced by pushbuttons S4, S5, or S6.
<u>c.</u>	STOP	Divider reset to 0, register static at preset number, no code out.
<u>d</u> .	RUN	Generator operating independently. All input circuits open.

Note that while in the STOP position, the code is not generated and the reader does not function. The number last read will be in the display register. When the unit is switched to RUN, a short time may elapse for the reader to be synchronized to the incoming code before the correct number appears. (AGC time response).

5.2.4 Reader Logic

The reader logic is comprised of diode-transistor integrated-circuit packages mounted on seven circuit boards. The exact specifications for each package may be seen in the Appendix. However, as a general rule, the logic modules operate from the +5-volt to group supply. All levels of signals are 0 to +0.2 volts for a logic 0, and 4.0 to 5.0 for a logic 1. The linear amplifiers on the AGC card (A101) are operated from +12 and -6 volts derived from the + and -15-volt supplies. The basic logic rules are to be found in the logic circuit specifications, and are not repeated here. Waveforms are presented with each circuit card description.

5.2.4.1 Overall Operation

The reader unit consists of the following logic divisions:

- a. Automatic Gain Control Trigger Board A101 (Dwg D4876-70506)
- b. Code Decoder Board A102 (Dwg 101-40121)
- c. Counter (÷10) A103 (Dwg 101-40409)
- d. Divider-Decoder Board A104 (Dwg 101-40122)
- e. Time Register Seconds-Minutes-Hours A105, A106, A107 (Dwg 101-40106)

The function of the reader is to read the incoming code bit by bit, into the display register (scan-in code). The code is generated during the first 0.8 seconds of each second, and defines the time at the beginning of that code frame. (See time-code format.) During the first second, the code is read into the display one element at a time, so that at the end of 0.8 seconds, the time at 0.0 seconds is displayed. At the start of the next second, the time in the register is updated by one second, so that the time display is "in phase" with the real time as generated.

Approved For Release 2004/02/09 : CIA-RDP71B00399R000300150001-0

Since the updated time in the register is identical to the time coded in the time code, the scanning in of the time into the display register does not change the number in the display unless the incoming time bit is in error. Errors in the generated code are observed as changes in the display during the second after the normal advanced time.

5.2.4.2 Automatic Gain Control - Trigger Board A101 (Dwg D4876-70506)

The AGC trigger board receives the incoming code and detects two points on the wave with the level triggers. One trigger is set at the zero crossing level, so that each cycle is reproduced as a square-wave output. The second trigger is set to trigger on the "large cycles" of the code. The outputs of this trigger are only present when the tops of the large cycle are present, and only for one polarity. That is, the positive cycle top is detected and the negative cycle top is not. The outputs of each cycle trigger (EC) and large-cycle trigger (LC) are fed to the code-detector board. The output signal is approximately 2 volts peak-to-peak over the AGC range.

5.2.4.3 Code-Detector Board A102 (Dwg 101-40121)

The code-detector board receives the LC trigger and EC trigger and decodes these signals into weighted code elements in zeros, ones, or markers. The outputs of the board are shown in Fig. 5.6. These outputs occur a millisecond after the end of the code bit. Since all the code bits occur with trailing edge "on time", these outputs all occur at the same relative time at a 25-pps rate. The pulse A1 (pin 14 of A102) occurs for each code bit along with CO (pin 15 of A102) if the bit was a zero, C1 (pin 11) if the bit was a one, or M1 (pin 12) if the bit was a one-second marker. The jumpers from D1, D2, D4, and D8, and the complements are connected to the gates at the inputs of the three-code element flip-flops which determine the presence of a zero, one, or marker. The large-cycle counter is composed of the two divide-by-two counters, followed by the D1 FF, D2 FF, D4 FF, and D8 FF, all connected as binary counters. The three-code element flip-flops 0, 1, and M1 flip-flops are set as the large-cycle counter arrives at numbers corresponding to the cross-over count between the length of a zero, one, and marker-code element. The listing below shows the setting of the code-element gates.

Large-Cycle Counter	<u>Function</u>		
8	Set "O" flip-flop		
20	Reset "O" flip-flop	_	Set "1" flip-flop
32	Reset "1" flip-flop		Set Marker flip-flop

Therefore, the reader determines that the code element is a binary zero if the large-cycle count is between 8 and 20 (zeros are 12-ms long); a binary "one" is between counts of 20 and 32 (ones are 24-ms long); a marker from count of 32 up (markers are 36-ms long). These counters provide a large tolerance for noise, and should read the code with great precision.

5.2.4.4 Cycle Counter A103 (Dwg 101-40409)

The cycle counter is a BCD-connected, divide-by-ten counter which is used to count each cycle. The output of this counter is used to advance the divider-decoder board counter. The cycle counter has a 1000-pps input which is the EC signal from the code trigger. The counter output is at 100 pps (every 10 ms). This counter is reset by the end of code-bit signal every 40 ms.

5.2.4.5 <u>Divider-Decoder Board A104</u> (Dwg 101-40122)

The divider-decoder board is used to generate a group of five x and five Y signals which together define any of the twenty-five code-bit periods in the time cycle. The binary counters at the input of this board divide the 100-pps down to 25 pps, the code-bit rate. The three flip-flops in the divide-by-five reduce the rate to 5 pps. The five states of these flip-flops are decoded into the X0, X1, S2, X3, and X4 signals. The last three flip-flops on A104 divide the 5-pps signal down to 1 pps. The states of these flip-flops are also decoded into five Y signals, Y0 through Y4. The X and Y signals are used to scan in the time-code bits into the respective flip-flops. The combination of X and Y signals define any of the 20 code-bit positions.

5.2.4.6 Register Boards A105, A106, A107 (Dwg 101-40106)

The three register boards each consist of a BCD-connected divide-by-sixty counter (or divide-by-twenty-four for A107). The flip-flops which constitute the storage elements in this counter each have a parallel entry gate which allows individual set or clear of any flip-flop element in the counter chain. This parallel entry is controlled in time sequence by the X and Y counter which opens each series of parallel entry gates according to the weight of the input-code bit. If the bit is a zero, the corresponding flip-flop is cleared; if a one, the flip-flop is set. The purpose of connecting

Approved For Release 2004/02/09 : CIA-RDP71B00399R000300150001-0 FLOW CORPORATION

these flip-flops in a counter chain is to provide for advancing the count in the register at the second so that the register display corresponds to the real time represented by the code.

The entry into the register are the C1 or C0 lines which represent the code ones and code zeros. The C1 line becomes a logic 1 when the flip-flop corresponding to the code element is to be set and the C0 line becomes a logic 1 when the flip-flop is to be cleared.

5.2.4.7 Display Drivers V1 to V6

The displays and drivers are mounted behind the front panel, and display the contents of the register. The flip-flop outputs and complements are fed to the Nixie driver modules*. The high voltage (+200 V) is fed into pins 11 of each module, and the logic return for the decoders is on pin 12, which sits at +2 volts. The zener diode 1N702, mounted behind the V1 driver, provides this bias for the Nixie driver.

*Burroughs Bipco Type 8211-P (Data Sheet in Appendix)

Table 5.1
TRANSISTOR VOLTAGES

TR	ANSISTOR		ELEMENT VOLTAG	E .
Symbol	Туре	Emitter	Base	Collector
Q1A	MD3251AF	5.0	4.4	0
QIB	MD3251AF	E Battery	E _{Battery} -1.0	5.0
Q2A	SP8888	3.0	3.6	E _{Battery} -1.0
Q2B	S P8888	3.0	3.6	+5
Q3	2N2843	0	0 V	0
Q4	2N2608	+2.5	+5.0	0
Q5A	MD3251AF	+3.0	+2.4	+0.6
Q5B	MD3251AF	+3.0	+2.4	0
Q6A	SP8888	0	+0.6	+3.0
Q6B	S P8888	+2.4	+3.0	+5
Q7	2N2608	+4.5	+5.0	0
Q8A	SP8888	+1.5	1.8	3.5
Q8 B	SP8888	+3.0 ∨	3.5	+5.0
			<u> </u>	

NOTE: All voltages measured with S2 in RESET position.

APPENDIX I

BATTERY CHARACTERISTICS

1.0 INTRODUCTION

1.1 The YARDNEY SILCAD cell is a silver-cadmium cell which differs considerably from the more familiar lead-acid cell and, to a certain extent, from other alkaline cells such as nickel-cadmium, nickel-iron, etc. The silver-cadmium cell also differs in operation and performance from the Yardney Silvercel (silver-zinc) cell.

Silver (the positive electrode) and cadmium (the negative electrode) are employed as the active elements, while the electrolyte is a strong solution of postassium hydroxide (KOH). The techniques for operating the Yardney Silcad cell are quite simple, and should be followed closely for optimum performance.

1.1.1 We recommend that the entire instruction be read carefully before using the Yardney Silcad cell.

2.0 PRECAUTIONS

2.1 For Handling or Accidental Exposure to Electrolyte

2.1.1 General Comments

The electrolyte (a strong solution of potassium hydroxide) is alkaline and corrosive. It should be handled with care. If neglected, the electrolyte will cause serious burns when it is permitted to come in contact with the eyes or skin. Alkali-proof apron, rubber gloves and splash-proof goggles or a face mask are recommended for personnel engaged in the filling and servicing of Silcad cells.

2.1.2 Antidotes, Internal

Give large quantities of water and a weak acid solution such as vinegar, lemon juice, or orange juice. Follow with one of the following: white-of-egg, olive oil, starch water, mineral oil, or melted butter. Obtain medical attention at once.

Approved For Release 2004/02/09 : CIA-RDP71B00399R000300150001-0 FLOW CORPORATION

2.1.3 Antidotes, External

2.1.3.1 Thoroughly flush the affected area (skin or eyes) with large quantities of clean, lukewarm water. Neutralize, if possible, with a saturated solution of boric acid. Vinegar, lemon juice, acetic acid, etc., may be used on the skin, but should never be used for the eyes. Obtain medical attention at once.

2.1.4 Washing Glassware

The electrolyte is somewhat corrosive to glass. All beakers and syringes should be thoroughly washed with water following their use.

2.1.5 Carbon-Dioxide Absorption

Store the electrolyte in closed alkali-resistant containers, as it absorbs carbon dioxide from the air. Prolonged exposure to the air will impair the properties of the electrolyte.

2.1.6 CAUTION: Do not, under any circumstances, attempt to use any type of electrolyte other than the special electrolyte furnished with the Yardney Silcad cell. Other types of electrolyte will destroy it.

2.2 For Handling the Cell

2.2.1 The cell is capable of supplying unusually high currents if it is accidentally shorted. A prolonged short may cause serious burns to personnel and may destroy the cell. To avoid accidental short circuits, all tools used in connection with the cell or within close vicinity of the cell must be properly insulated with a double layer of electrical tape or varnish.

CAUTION

- 1. The cell shall be kept upright under normal handling and operating conditions.
- When assembling a group of unsealed cells into a battery, do not exceed the recommended maximum torque for tightening the top terminal nuts.
- 3. Only the uppermost of the nuts on each of the cell's terminals should be removed for assembly. The lower nut, which rests on the cell cover, forms an integral part of the terminal-to-cover seal; removal of the lower nut may break this seal.

3.0 CHARGING PRACTICES

3.1 For best results, the Hardney Silcad cell should be charged in an ambient temperature of 70 to 90 degrees F. Charging can be accomplished by either the Constant-Current or Modified Constant-Potential method. While the Constant-Current method provides the fastest means of recharging and the best pre-performance check of expected operation, the Modified Constant-Potential method requires much less personal attention, and can be accomplished with equipment of a much less complex nature.

3.1.1 Constant-Current Charge Method

Charge the cell at the rate specified in the attached Appendix until the cell voltage increases to the specified value. The cell voltage is to be measured at the cell terminals, while the cell is being charged.

3.1.2 Modified Constant-Potential Charge Method

This type of charge system consists of a constant-voltage supply modified by a current-limiting circuit or a resistor. The system should be designed in such a manner that when the cell has reached the final (cut-off) voltage specified in the attached Appendix, the current flowing through the cell will not exceed the recommended maximum; further, the initial surge current should not exceed the recommended maximum value. As the charge progresses, the current will gradually taper off from the initial value. Charge the cell in this manner until the cell voltage increases to the value specified in the Appendix. The cell voltage is to be measured at the cell terminals, while the cell is being charged.

4.0 DISCHARGE PRACTICES

4.1 The Yardney Silcad cell is designed for low to medium rate discharges. For optimum performance, the cell should not be discharged continuously at a rate higher than in the maximum value specified in the attached Appendix.

5.0 CELL MAINTENANCE

5.1 A minimum of maintenance is usually required to keep the Silcad cell in optimum operating condition. The cell vent hole and vent valve (for unsealed cells) should be occasionally inspected to be sure they are not clogged.

APPENDIX II

FUNCTIONAL USE

Constant-Current Charge Rate 0.14 amperes Maximum Initial Charge Rate (Modified C.P. Charge) 0.28 amperes Maximum Final Charge Rate (Modified C.P. Charge) 0.01 amperes Final (Cut-Off) Voltage 1.60 volts Recommended Maximum Continuous 2.0 amperes Discharge Rate 2.0 ampere/hours Nominal Capacity 1.1 volts Nominal Load Voltage 0.6 volts Final (Cut-Off) Discharge Voltage* Maximum Torque (Top Terminal Nuts -6-10 In/Lbs Unsealed Cells)

*NOTE:

If cells are assembled into a series-connected battery, final (cut-off) voltages should be as follows:

Charge: $1.55 \times \text{number of cells in battery}$ Discharge: $0.9 \times \text{number of cells in battery}$

Approved For Release 2004/02/09 : CIA-RDP71B00399R000300150001-0 FLOW CORPORATION

APPENDIX III

PARALLEL OUTPUT OPTION

HI-4896-1A

Miniature time-code generators may have a parallel output option, and are readily identified by a rectangular output connector.

Figure All-1, AllI-2, AllI-3 and AllI-4 document the changed units. A fourth card, PC-4, is added, which provides parallel output buffers for twenty bits of BCD time, 1 pps, and ground. Logic one is +2.4 to +5.5 V, logic zero is zero to +0.3 V. Drive capability on each line is -1.8 milliamperes maximum when at logic zero. Output impedance when at logic one is about one kilohm. Outputs are short-circuit-proof to ground. Short-circuit current is between 3 and 15 milliamperes. 1 pps has transition from high to low on time.



至是是

This announcement provides preliminary engineering information on new Texas Instruments products. Definitive specifications are now being prepared for publication.

SERIES 54L, 74L **SEMICONDUCTOR NETWORKS**

LOW-POWER TRANSISTOR-TRANSISTOR LOGIC CIRCUITS
FOR AEROSPACE COMPUTER AND CONTROL SYSTEM APPLICATIONS

description

Series 54L integrated circuits have been designed and characterized for aerospace applications where high d-c noise margin, low power dissipation, and high reliability are important system considerations. Definitive specifications are provided for operating characteristics over the full military temperature range of -55°C to 125°C. Series 54L devices are available with additional high-reliability processing as specified in General Specification for SNR, SNT SOLID CIRCUIT Semiconductor Networks. This logic series includes the basic gates, flip-flop elements, and storage elements needed to perform most functions of general-purpose dicital systems.

Series 74L circuits are characterized for operation over the temperature range of 0°C to 70°C.

features

LOW SYSTEM COST

- maximum number of circuits per package through use of 14-lead package
- alternate package configurations available

OPTIMUM CIRCUIT PERFORMANCE

- very low power dissipation typically 1 mW per gate at 50% duty cycle
- relatively high speed typical gate propagation delay time of 33 ns
- ◆ high d-c noise margin typically one volt at 25°C
- low output impedance provides low a-c noise susceptibility
- waveform integrity over full range of loading and temperature conditions
- fan-out 10 Series 54L loads
 - 1 Series 54 load and 2 Series 54L loads
 - 1 Series 54H load
- a standard Series 54 output will drive 40 Series 54L loads

		C	NC	TEN	ITS					
										Page
LOGIC DEFINITION AN	ID SYMBO	LS								2-3
DEFINITIVE SPECIFICAT	ions .									4-19
GATE PROPAGATION D	ELAY TIME	ES		•					•	20
FLIP-FLOP WAVEFORM	DEFINITIO	NS								21
TYPICAL CHARACTERIST	ics									22-23
MECHANICAL DATA .							. •			24

t Patented by Texas Instruments

SC-10218 JULY 1967 REPLACES SC9592, MARCH 1967

Texas Instruments reserves the right to make changes at any time in order to improve design and to supply the best product possible.



TEXAS INSTRUMENTS

luct possible.

Semiconductor-components division

Approved For Release 2004/02/09::00A-RDP74B00899R000300150001-0

Approved For Release 2004/02/09: CIA-RDP71B00399R000300150001-0 SERIES 54L, 74L SEMICONDUCTOR NETWORKS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

 Supply Voltage V_{CC} (See Note 1)
 8 V

 Input Voltage V_{in} (See Notes 1 and 2)
 5.5 V

 Operating Free-Air Temperature Range: Series 54L
 5.5 V

 Series 74L
 0°C to 70°C

 Storage Temperature Range
 -65°C to 150°C

NOTES:

- 1. Voltage values are with respect to network ground terminal.
- 2. Input signals must be zero or positive with respect to network ground terminal.

logic definition

Series 54L and 74L logic is defined in terms of standard POSITIVE LOGIC using the following definitions:

LOW VOLTAGE = LOGICAL 0
HIGH VOLTAGE = LOGICAL 1

unused gates

Inputs of unused gates should be connected to ground. This sets the gate output to logical 1 to ensure minimum power dissipation.

unused inputs

Unused inputs, including preset and clear, must be maintained at a positive voltage greater than 2.4 V but not to exceed the absolute maximum rating of 5.5 V.

Some possible ways of handling unused inputs are:

- a. Connect unused inputs to V_{CC} or a supply voltage of 2.4 V to 5.5 V.
- b. Connect unused inputs, except preset or clear, to a used input of the same gate if maximum fan-out of the driving output will not be exceeded.
- c. Connect unused inputs to the logical "1" output of an unused gate.

input-current requirements

Input-current requirements reflect worst-case V_C and temperature conditions. Each input of the multiple-emitter input transistor requires that no more than -0.18 mA flow out of the input at a logical 0 voltage level; therefore, one load (N = 1) is -0.18 mA maximum. Each input (except the SN54L71R/SN74L71R, SN54L72R/SN74L72R, and SN54L73R/SN74L73R clock inputs) requires current into the terminal at a logical 1 voltage level. This current is 10 µA maximum for each emitter input. See fan-out capabilities (below) and typical characteristics (page 23) for flip-flop clock input current requirements. Currents into the input terminals are specified as positive values.

fan-out capability

Fan-out (N) reflects the ability of an output to sink current from a number of Series 54L or 74L loads at a logical 0 voltage level and to supply current at a logical 1 voltage level. Each output is capable of sinking current or supplying current to 10 Series 54L/74L loads (N = 10), or one Series 54/74 load and two 54L/74L loads. Load currents (out of the output terminal) are specified as negative values.


A Series 54 or 74 output is capable of sinking current or supplying current to 40 Series 54L or 74L loads (N = 40). The buffer gate (SN5440/SN7440) is capable of driving 120 Series 54L/74L loads. The carry output $(\overline{C_{n+1}})$ of the SN5480/SN7480 is capable of driving 20 Series 54L/74 loads and the A* and B* nodes may be used to drive 12 loads.

When fanning out into SN54L71R/SN74L71R, SN54L72R/SN74L72R, or SN54L73R/SN74L73R clock inputs no load current (I_{load}) is drawn at $V_{in(clock)} = 2.4$ V. Therefore, the fan-out limitation is the I_{sink} capability of the driving output. A Series 54/74 output will sink sufficient current to drive 44 clock inputs (88 loads), and the SN5440/SN7440 will sink sufficient current to drive 133 clock inputs (266 loads). The Series 54L/74L output is capable of driving five 54L/74L clock inputs and one additional load.

SERIES 54L, 74L


SOLID CIRCUIT® SEMICONDUCTOR NETWORKS


standard line summary



QUADRUPLE 2-INPUT POSITIVE NAND GATE

schematic (each gate)





Component values shown are nominal

recommended operating conditions

Supply Voltage V _{CC} : SN54L00R	٠	•	•		•	•	•	•	٠	•	•	٠	•	•	٠	٠	٠	•	٠	•	•	٠	٠	•	•	•
SN74L00R																										
Fan-Out From Each Output, N																										
Operating Free-Air Temperature Range,	ľΑ	: S	N5	4L	30F	≀.																				
			K 17		^^	,																				

MIN	NOM	MAX	UNIT
4.5	5	5.5	٧
4.75	5	5.25	٧
		10	
-55	25	125	°C
0	25	70	°C

electrical characteristics (over recommended operating free-air temperature range unless otherwise noted)


	PARAMETER	TEST CO	NDITIONS †	MIN	TYP	MAX	UNIT
Vin(1)	Logical 1 input voltage required at all input terminals to ensure logical 0 level at output	VCC = MIN,	V _{out} (0) ≤ 0.3 V	2			٧
Vin(0)	Logical 0 input voltage required at any input terminal to ensure logical 1 level at output	V _{CC} = MIN,	V _{out(1)} ≥ 2.4 ∨			0.7	٧
V _{out} (1)	Logicai 1 output voltage	V _{CC} = MIN, I _{load} = -100 μA	$V_{in} = 0.7 V_s$	2.4			٧
V _{out(0)}	Logical 0 output voltage	VCC = MIN, Isink = 2 mA	V _{in} = 2 V,			0.3	٧
lin(0)	Logical O level input current (each input)	VCC = MAX,	V _{in} = 0.3 V			-0.18	mΑ
l _{in(1)}	Logical 1 level input current (each input)	VCC = MAX,	V _{in} = 2.4 V			10	μΑ
-111(1)		VCC = MAX,	V _{in} = 5.5 V			100	μA
los	Short-circuit output current	VCC = MAX,	$V_{in} = 0$, $V_{out} = 0$	-3		-15	mΑ
ICC(0)	Logical 0 level supply current (each gate)	V _{CC} = 5 V,	V _{in} = 5 V		0.29	0.46	mA
¹ CC(1)	Logical 1 level supply current (each gate)	V _{CC} = 5 V,	V _{in} = 0		0.11	0.18	mA


switching characteristics, V_{CC} = 5 V, T_A = 25°C, N = 10 , see figure 1

L	PARAMETER	TEST CONDITIONS †	MIN	TYP	MAX	TIMU
t _{pd0}	Propogation delay time to logical 0 level	C ₁ = 50 pF		31	60	ns
†pd1	Propogation delay time to logical 1 level	C ₁ = 50 pF		35	60	ns

TYPES SN54L10R, SN74L10R TRIPLE 3-INPUT POSITIVE NAND GATE

schematic (each gate)





Component values shown are nominal

recommended operating conditions

Supply Voltage V _{CC} : SN54L10R																
SN74L10R																
Fan-Out From Each Output, N																
Operating Free-Air Temperature Range,	Τ _Α	; ;	N5	4 L	1 OF	₹.										
		<	NIZ	A1.	ı OR											

MIN	NOM	MAX	UNIT
4.5	5	5.5	٧
4.75	5	5.25	٧
		10	
-55	25	125	°C
0	25	70	°C

electrical characteristics (over recommended operating free-air temperature range unless otherwise noted)


	PARAMETER	TEST CON	NDITIONS †	MIN	TYP	MAX	UNIT
V _{In(1)}	Logical 1 input voltage required at all input terminals to ensure logical 0 level at output	V _{CC} = MIN,	V _{out} (0) ≤ 0.3 ∨	2			٧
Vin(0)	Logical 0 input voltage required at any input terminal to ensure logical 1 level at output	V _{CC} = MIN,	V _{out(1)} ≥ 2.4 ∨			0.7	٧
Vout(1)	Logical 1 output voltage	V _{CC} = MIN, 1load = -100 μA	V _{in} = 0.7 V,	2.4	•		٧
Vout(0)	Logical 0 output voltage	VCC = MIN, Isink = 2 mA	V _{in} = 2 V,			0.3	٧
lin(0)	Logical O level input current (each input)	VCC = MAX,	Vin = 0.3 V			-0.18	mΑ
!in(1)	Logical 1 level input current (each input)	V _{CC} = MAX,	V _{in} = 2.4 V			10	μA
111(1)		VCC = MAX,	V _{in} = 5.5 V			100	μΑ
los	Short-circuit output current	V _{CC} = MAX,	$V_{in} = 0$, $V_{out} = 0$	-3		-15	mΑ
ICC(0)	Logical O level supply current (each gate)	V _{CC} = 5 V,	V _{in} = 5 V		0.29	0.46	mΑ
lcc(1)	Logical 1 level supply current (each gate)	V _C C = 5 V,	V _{in} = 0		0.11	0.18	mA


switching characteristics, V_{CC} = 5 V, T_A = 25°C, N = 10 , see figure 1

	PARAMETER	TEST CONDITIONS †	MIN	TYP	MAX	UNIT
† _{pd0}	Propagation delay time to logical O level	C ₁ = 50 pF		31	60	ns
†pd1	Propagation delay time to logical 1 level	C ₁ = 50 pF		35	60	ns

DUAL 4-INPUT POSITIVE NAND GATE

schematic (each gate)





Component values shown are nominal

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply Voltage V _{CC} : SN54L20R	4.5	5	5.5	٧
SN74L20R	4.75	5	5.25	V
Fan-Out From Each Output, N			10	
Operating Free-Air Temperature Range, TA: SN54L20R	-55	25	125	°C
SN74L20R	0	25	70	°C

electrical characteristics (over recommended operating free-air temperature range unless otherwise noted)

	PARAMETER	TEST CON	NDITIONS †	MIN	TYP	MAX	UNIT
V _{In(1)}	Logical 1 input voltage required at all input terminals to ensure logical 0 level at output	V _{CC} = MIN,	V _{out} (0) ≤ 0.3 V	2			٧
Vin(0)	Logical 0 input voltage required at any input terminal to ensure logical 1 level at output	V _{CC} = MIN,	V _{out(1)} ≥ 2.4 ∨			0.7	٧
Vout(1)	Logical 1 output voltage	V _{CC} = MIN, I _{load} = -100 μA	V _{in} = 0.7 V,	2.4			V
V _{out(0)}	Logical 0 output voltage	VCC = MIN, Isink = 2 mA	V _{in} = 2 V,			0.3	٧
lin(0)	Logical O level input current (each input)	V _{CC} = MAX,	Vin = 0.3 V			-0.18	mA
lin(1)	Logical 1 level input current (each input)	V _{CC} = MAX,	V _{in} = 2.4 V			10	μA
111(1)	, , , , , , , , , , , , , , , , , , ,	VCC = MAX,	V _{in} = 5.5 V			100	μΑ
los	Short-circuit output current	V _{CC} = MAX,	$V_{in} = 0$, $V_{out} = 0$	-3		-15	mΑ
I _{CC(0)}	Logical 0 level supply current (each gate)	V _{CC} = 5 V,	V _{in} = 5 V		0.29	0.46	mA
ICC(1)	Logical 1 level supply current (each gate)	V _{CC} = 5 V,	V _{in} = 0		0.11	0.18	mΑ


switching characteristics, $\,V_{CC}$ = 5 V, $\,T_{A}$ = 25°C, $\,N$ = 10 , see figure 1


	PARAMETER	TEST CONDITIONS †	MIN	TYP	MAX	UNIT
[†] pd0	Propagation delay time to logical 0 level	C ₁ = 50 pF		31	60	ns
†pd1	Propagation delay time to logical 1 level	C ₁ = 50 pF		35	60	ns

[†] For conditions shown as MIN or MAX, use the MIN or MAX value specified under recommended operating conditions for the applicable device type.

8-INPUT POSITIVE NAND GATE

schematic





recommended operating conditions

	MIN	NOM	MAX
Supply Voltage VCC: SN54L30R	4.5	5	5.5
SN74L30R			
Fan-Out From Output, N			10
Operating Free-Air Temperature Range, T _A : SN54L30R	-55	25	125
SN74L30R	0	25	70

electrical characteristics (over recommended operating free-air temperature range unless otherwise noted)

	PARAMETER	TEST CON	MIN	TYP	MAX	UNIT	
V _{In(1)}	Logical 1 input voltage required at all input terminals to ensure logical 0 level at output	V _{CC} = MIN,	V _{out} (0) ≤ 0.3 ∨	2			V
Vin(0)	Logical 0 input voltage required at any input terminal to ensure logical 1 level at output	V _{CC} = MIN,	V _{out(1)} ≥ 2.4 ∨			0.7	٧
V _{out} (1)	Logical 1 output voltage	V _{CC} = MIN, I _{load} = -100 μA	V _{in} = 0.7 V,	2.4			٧
V _{out} (0)	Logical 0 output voltage	VCC = MIN, Isink = 2 mA	V _{in} = 2 V,			0.3	٧
lin(0)	Logical O level input current (each input)	V _{CC} = MAX,	V _{in} = 0.3 V			-0.18	mΑ
lin(1)	Logical 1 level input current (each input)	V _{CC} = MAX,	Vin = 2.4 V			10	μΑ
·in(i)		VCC = MAX,	V _{in} = 5.5 V			100	μΑ
los	Short-circuit output current	VÇC = MAX,	$V_{in} = 0$, $V_{out} = 0$	-3		-15	mΑ
¹ CC(0)	Logical O level supply current	V _C C = 5 V,	V _{in} = 5 V		0.29	0.46	mΑ
ICC(1)	Logical 1 level supply current	V _{CC} = 5 V,	V _{in} = 0		0.11	0.18	mΑ

switching characteristics, V_{CC} = 5 V, T_A = 25°C, N = 10 , see figure 1

	PARAMETER	TEST CONDITIONS †	MIN	TYP	MAX	UNIT
[†] pd0	Propagation delay time to logical O level	C ₁ = 50 pF]	70	100	ns
†pd1	Propagation delay time to logical 1 level	C ₁ = 50 pF		35	60	ns

[†] For conditions shown as MIN or MAX, use the MIN or MAX value specified under recommended operating conditions for the applicable device type.

UNIT

٧


٧


°C °C

TYPES SN54L51R, SN74L51R

DUAL 2-WIDE 3-INPUT, 2-WIDE 2-INPUT AND-OR-INVERT GATE

schematic (each gate)





MIN

NOM MAX

25

25

5.5

5.25

10 125

70

UNIT

٧

٧

°C

°C

NOTES: 1. Component values shown are nominal.

2. Inputs C and F are available on gate 1 only.

recommended operating conditions

Supply Voltage V _{CC} : SN54L51R						
SN74L51R	4.75					
Fan-Out From Each Output, N						
Operating Free-Air Temperature Range, TA: SN54L51R	-55					
SN74L51R	0					


electrical characteristics (over recommended operating free-air temperature range unless otherwise noted)


	PARAMETER	TEST CON	MIN	TYP	MAX	UNIT	
Vin(1)	Logical 1 input voltage required at all input terminals of either AND section to ensure logical 0 at output	V _{CC} = MIN,	V _{out} (0) ≤ 0.3 V	2	-		٧
V _{In(0)}	Logical 0 input voltage required at one input terminal of each AND _ section to ensure logical 1 at output	V _{CC} = MIN,	V _{out(1)} ≥ 2.4 ∨		-	0.7	٧
Vout(1)	Logical 1 output voltage	V _{CC} = MIN, Iload = -100 μA	V _{in} = 0.7 V,	2.4			٧
V _{out} (0)	Logical 0 output voltage	VCC = MIN, Isink = 2 mA	V _{in} = 2 V,			0.3	٧
lin(0)	Logical O level Input current (each input)	VCC = MAX,	V _{in} = 0			- 0.18	mΑ
l _{in} (1)	Logical 1 level input current (each input)	VCC = MAX,	V _{in} = 2.4 V			10	μA
·in(1)		VCC = MAX,	V _{in} = 5.5 V			100	μΑ
los	Short-circuit output current	V _C C = MAX		-3		-15	mA
ICC(0)	Logical O level supply current (each gate)	V _{CC} = 5 V,	V _{in} = 5 V		0.38	0.59	mΑ
ICC(1)	Logical 1 level supply current (each gate)	V _{CC} = 5 V,	Vin = 0		0.22	0.36	mΑ

switching characteristics, $\,V_{\mbox{CC}}$ = 5 V, $\,T_{\mbox{A}}$ = 25°C, $\,N$ = 10 , see figure 1

PARAMETER		TEST CONDITIONS †	MIN	TYP	MAX	UNIT
† _{pd} 0	Propagation delay time to logical 0 level	C ₁ = 50 pF		35	60	ns
†pd1	Propagation delay time to logical, level	C ₁ = 50 pF		50	90	ns

† For conditions shown as MIN or MAX, use the MIN or MAX value specified under recommended operating conditions for the applicable device type.





Supply Voltage V _{CC} :	SN54L54R.																		
	SN74L54R.										•				•			•	
Fan-Out From Output	t, N		٠		٠		•	٠					•		•		•	٠	•

NOW	MAX	UNIT
5	5.5	٧
5	5.25	٧
	10	
25	125	°C
25	70	°C
	5 5	5 5.25 10 25 125

electrical characteristics (over recommended operating free-air temperature range unless otherwise noted)

	PARAMETER	TEST CON	MIN	TYP	MAX	UNIT	
V _{1n(1)}	Logical 1 input voltage required at all input terminals of either AND section to ensure logical 0 at output	VCC = MIN,	V _{out} (0) ≤ 0.3 V	2			٧
V _{in(0)}	Logical 0 input voltage required at one input terminal of each AND section to ensure logical 1 at output	V _{CC} = MIN,	V _{out(1)} ≥ 2.4 ∨			0.7	V
V _{out} (1)	Logical 1 output voltage	V _{CC} = MIN, I _{load} = -100 μA	$V_{in} = 0.7 V_{r}$	2.4			٧
V _{out} (0)	Logical 0 output voltage	VCC = MIN, Isink = 2 mA	V _{in} = 2 V,			0.3	V
lin(0)	Logical O level input current (each input)	V _{CC} = MAX,	V _{in} = 0.3 V			-0.18	mA
l. (2)	Logical 1 level input current (each input)	V _{CC} = MAX,	V _{in} = 2.4 V			10	μΑ
lin(1)	Logical Freder Imperiosista (easis impery	VCC = MAX,	Vin = 5.5 V			100	μA
los	Short-circuit output current	V _C C = MAX		-3		-15	mA
¹ CC(0)	Logical O level supply current	V _{CC} = 5 V,	Vin = 5 V		0.6	0.9	mA
^I CC(1)	Logical 1 level supply current	V _C C = 5 V,	V _{in} = 0		0.39	0.72	mΑ

switching characteristics, V_{CC} = 5 V, T_A = 25°C, N = 10 , see figure 1


PARAMETER		TEST CONDITIONS †	MIN	TYP	MAX	UNIT
† _{pd} 0	Propâgation delay time to logical 0 level	C ₁ = 50 pF		35	60	ns
†pd1	Propagation delay time to logical 1 level	C ₁ = 50 pF		50	90	ns


[†] For conditions shown as MIN or MAX, use the MIN or MAX value specified under recommended operating conditions for the applicable device type.

TYPES SN54L55R, SN74L55R CIA-RDP71B00399R000300150001-0

2-WIDE 4-INPUT AND-OR-INVERT GATE

schematic





recommended operating conditions

Supply Voltage V _{CC} : SN54L55R	
SN74L55R	
Fan-Out From Output, N	
Operating Free-Air Temperature Range, TA: SN54L55R	
SN74155R	

MIN	NOM	MAX	UNIT
4.5	5	5.5	٧
4.75	5	5.25	٧
		10	
-55	25	125	°C
0	25	70	°C

electrical characteristics (over recommended operating free-air temperature range unless otherwise noted)

	PARAMETER	TEST CON	NDITIONS †	MIN	TYP	MAX	UNI
Vin(1)	Logical 1 input voltage required at all input terminals of either AND section to ensure logical 0 at output	VCC = MIN,	V _{out} (0) ≤ 0.3 V	2			٧
V _{In(0)}	Logical 0 input voltage required at one input terminal of each AND section to ensure logical 1 at output	V _{CC} = MIN,	V _{out(1)} ≥ 2.4 ∨			0.7	٧
V _{out(1)}	Logical 1 output voltage	V _{CC} = MIN, I _{load} = -100 μA	V _{in} = 0.7 V,	2.4			٧
V _{out} (0)	Logical 0 output voltage	VCC = MIN, Isink = 2 mA	V _{in} = 2 V,			0.3	٧
lin(0)	Logical O level input current (each input)	V _{CC} = MAX,	V _{in} = 0			-0.18	mA
le di	Logical 1 level input current (each input)	V _{CC} = MAX,	V _{in} = 2.4 V			10	μA
lin(1)	Logical Fred Imperior Coulom Imperior	VCC = MAX,	V _{in} = 5.5 V			100	μΑ
los	Short-circuit output current	V _{CC} = MAX		-3		-15	mA
ICC(0)	Logical O level supply current	V _{CC} = 5 V,	V _{in} = 5 V		0.38	0.59	mA
I _{CC(1)}	Logical 1 level supply current	V _{CC} = 5 V,	V _{in} = 0		0.22	0.36	mA

switching characteristics, V_{CC} = 5 V, T_A = 25°C, N = 10 , see figure 1

	PARAMETER	TEST CONDITIONS†	MIN	TYP	MAX	UNIT
† _{pd} 0	Propagation delay time to logical 0 level	C ₁ = 50 pF		35	60	ns
[†] pd1	Propagation delay time to logical 1 level	C ₁ = 50 pF		50	90	ns

[†] For conditions shown as MIN or MAX, use the MIN or MAX value specified under recommended operating conditions for the applicable device type.

Approved For Release 2004/02/09 : CIA-RDP71B0**6366800300141991R**0 SN74L71R **R-S MASTER-SLAVE FLIP-FLOP**

logic


TRUTH TABLE									
t _r	1	† _{n+1}							
R	s	Q							
0	0	Q _n							
0	1	1							
1	0	0							
1	1 1 Indeterminate								


- NOTES: 1. R = R1 R2 R3
 - 2. S = S1 S2 S3
 - 3. tn = Bit time before clock pulse.
 - 4. t_{n+1} = Bit time after clock pulse.

description

This R-S flip-flop is based on the master-slave principle. The AND gate inputs for entry into the master section are controlled by the clock pulse. The clock pulse also regulates the state of the coupling transistors which connect the master and slave sections. The sequence of operation is as follows:

- Isolate slave from master
- Enter information from AND gate inputs to master 2.
- Disable AND gate inputs 3.
- Transfer information from master to slave.





recommended operating conditions

Supply Voltage V _{CC} : SN54L71R
SN74L71R
Operating Free-Air Temperature Range, TA: SN54L71R
SN74L71R
Fan-Out From Each Output, N
Width of Clock Pulse, tp(clock) (See figure 2)
Width of Preset Pulse, tp(preset) (See figure 2)
Width of Clear Pulse, tp(clear) (See figure 2)
Input Setup Time, t _{setup} (See figure 2)
Input Hold Time, thold (See figure 2)

MIN	NOM	MAX	UNIT
4.5	5	5.5	٧
4.75	5	5.25	٧
-55	25	125	°C
0	25	70	°C
		10	
200			ns
100			ns
100			ns
100			ns
≥0			

TYPES SN54L7 IR, RSN74L7 IR R-S MASTER-SLAVE FLIP-FLOP

electrical characteristics (over recommended operating free-air temperature range unless otherwise noted)

	PARAMETER	TEST CONDITIONS†	MIN TYP	MAX	UNI
Vin(1)	Input voltage required to ensure logical 1 at any input terminal	V _{CC} = MIN	2		٧
V in (0)	Input voltage required to ensure logical 0 at any input terminal except clock	V _{CC} = MIN		0.7	٧
V _{in (0)}	Input voltage required to ensure logical 0 at clock input terminal	V _{CC} = MIN		0.6	V
V _{out(1)}	Logical 1 output voltage	V _{CC} = MIN, 1 _{load} = -100 μA	2.4		٧
Vout(0)	Logical 0 output voltage	V _{CC} = MIN, I _{sink} = 2 mA		0.3	٧
l _{in(0)}	Logical O level input current at R1, R2, R3, S1, S2, or S3	V _{CC} = MAX, V _{in} = 0.3 V		-0.18	mΑ
I _{in(0)}	Løgical O level input current at preset, clear, or clock	V _{CC} = MAX, V _{in} = 0.3 V		-0.36‡	mΑ
L	Logical 1 level input current	V _{CC} = MAX, V _{in} = 2.4 V		10	μΑ
l _{in(1)}	at R1, R2, R3, S1, S2, or S3	V _{CC} = MAX, V _{in} = 5.5 V		100	μΑ
l. (1)	Logical 1 level input current	$V_{CC} = MAX, V_{in} = 2.4 V$		20	μА
lin(1)	at preset or clear	$V_{CC} = MAX$, $V_{in} = 5.5 V$	·	200	μΑ
1	Logical 1 level current	V _{CC} .= MAX, V _{in} = 2.4 V		0‡	μΑ
¹ in(1)	into the clock input	V _{CC} = MAX, V _{in} = 5.5 V		200‡	μА
los	Short-circuit output current	V _{CC} = MAX,	-3	-15	mA
^I cc	Supply Current	$V_{CC} = 5 \text{ V}, \text{ V}_{in(clock)} = 0$	0.7	6 1.3	mA


[†] For conditions shown as MIN or MAX, use the MIN or MAX value specified under recommended operating conditions for the applicable device type. † For typical clock input current see page 23.

switching characteristics, V_{CC} = 5 V, T_A = 25°C, N = 10 (see figure 2)


	PARAMETER	test conditions	MIN	TYP	MAX	UNIT
fclock	Maximum clock frequency	C ₁ = 50 pF		3	•	MHz
[†] pd 1	Propagation delay time to logical 1 level from clear or preset to output	C ₁ = 50 pF		35	75	ns
[†] pd0	Propagation delay time to logical O level from clear or preset to output	C ₁ = 50 pF		60	150	ns
[†] pd1	Propagation delay time to logical 1 level from clock to output	C ₁ = 50 pF	10	35	75	ns
[†] pd0	Propagation delay time to logical O level from clock to output	C ₁ = 50 pF	10	60	150	ns

Approved For Release 2004/02/09: CIA-RDP71B00399R000300150001-0 TYPES SN54L71R, SN74L71R R-S MASTER-SLAVE FLIP-FLOP

functional block diagram



schematic



Component values shown are nominal.


Approved For Release 2004/02/09 : CIA-RDP71B00399R000300150001-0 TYPES SN54L72R, SN74L72R J-K MASTER-SLAVE FLIP-FLOP

logic

TRUTH TABLE								
t _n . t _{n+1}								
J	K	Ø						
0	0	Qn						
0	1	0						
1	0	1						
1	1	۵ _n						

NOTES: 1. J = J1 • J2 • J3

- 2. K = K1 K2 K3
- 3. $t_n = Bit time before clock pulse.$
- 4. t_{n+1} = Bit time after clock pulse.




description

This J-K flip-flop is based on the master-slave principle. The AND gate inputs for entry into the master section are controlled by the clock pulse. The clock pulse also regulates the state of the coupling transistors which connect the master and slave sections. The sequence of operation is as follows:

- 1. Isolate slave from master
- 2. Enter information from AND gate inputs to master
- 3. Disable AND gate inputs
- 4. Transfer information from master to slave.

Logical state of J and K inputs must not be allowed to change when the clock pulse is in a high state.



recommended operating conditions

Sure by Valance Vales SNISAL72P																					
Supply Voltage V _{CC} : SN54L72R	•	•	•	• •	•	٠	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
SN74L72R																	•				
Operating Free-Air Temperature Range, TA: SN5	34L	72 F	₹ .					•													
SN7	4L	721	₹ .																		
Fan-Out From Each Output, N																	•				
Width of Clock Pulse, tp(clock) (See figure 2).																					
Width of Preset Pulse, tp(preset) (See figure 2) .																					
Width of Clear Pulse, $t_{p(clear)}$ (See figure 2) .	•												•					•			•
Input Setup Time, t _{setup} (See figure 2)			•		•				•			•	•		•			٠	•	•	
Input Hold Time, thold (See figure 2)		•			•				•	•		•	•					•	•	•	•

MIN	NOW	MAX	UNIT		
4.5 5		5.5	>		
4.75	5	5.25	>		
-55	25	125	°C		
0	25	70	°C		
		10			
200			ns		
100			ns		
100			ns		
≥ t p(c	≥ t p(clock)				
≥0					

TYPES SN54L72R, SN54L72R J-K MASTER-SLAVE FLIP-FLOP

electrical characteristics (over recommended operating free-air temperature range unless otherwise noted)

	PARAMETER	TEST CONDITIONS +	MIN	TYP MAX	UNI:
V _{in(1)}	Input voltage required to ensure logical 1 at any input terminal	V _{CC} = MIN	2		٧
V _{in(0)}	Input voltage required to ensure logical 0 at any input terminal except clock	V _{CC} = MIN		0.7	V
V _{in(0)}	Input voltage required to ensure logical 0 at clock input terminal	V _{CC} = MIN		0.6	٧
Vout(1)	Logical 1 output voltage	V _{CC} = MIN, I _{load} = -100 μA	2.4		V
Vout(0)	Logical 0 output voltage	V _{CC} = MIN, I _{sink} = 2 mA		0.3	V
in (0)	Logical 0 level input current at J1, J2, J3, K1, K2, or K3	V _{CC} = MAX, V _{in} = 0.3 V		-0.18	mΑ
I in (0)	Logical O level input current at preset, clear, or clock	V _{CC} = MAX, V _{in} = 0.3 V		-0.36 [‡]	mA
l in(1)	Logical level input current at J1, J2, J3, K1, K2, or K3	V _{CC} = MAX, V _{in} = 2.4 V V _{CC} = MAX, V _{in} = 5.5 V		10	μA μA
lin(1)	Logical 1 level input current	V _{CC} = MAX, V _{in} = 2.4 V V _{CC} = MAX, V _{in} = 5.5 V		20	μA
l in(1)	Logical 1 level current	V _{CC} = MAX, V _{in} = 2.4 V		0 †	μА
	into the clock input	VCC = MAX, V _{in} = 5.5 V		200 †	μА
^l os	Short-circuit output current	V _{CC} = MAX	-3	-15	mA
^I cc	Supply current	V _{CC} = 5 V, V _{in(clock)} = 0		0.76 1.3	mΑ

[†] For conditions shown as MIN or MAX, use the MIN or MAX value specified under recommended operating conditions for the applicable device type.


switching characteristics, V_{CC} = 5 V, T_A = 25°C, N = 10 (See figure 2)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	Unit
f clock	Maximum clock frequency	C ₁ = 50 pF		3		MHz
[†] pd l	Propagation delay time to logical 1 level from clear or preset to output	C ₁ = 50 pF		35	75	ns
[†] pd0	Propagation delay time to logical O level from clear or preset to output	C ₁ = 50 pF		60	150	ns ns
[†] pd1	Propagation delay time to logical 1 level from clock to output	C ₁ = 50 pF	10	35	75	ns
t _{pd} 0	Propagation delay time to logical O level from clock to output	C ₁ = 50 pF	10	60	150	ns


[†] For typical clock input current see page 23.

Approved For Release 2004/02/09 : CIA-RDP71B00399R000300150001-0 TYPES SN54L72R, SN54L72R J-K MASTER-SLAVE FLIP-FLOP

functional block diagram



schematic



Component values shown are nominal.

TYPES SN54L73R, SN74L73R DUAL J-K MASTER-SLAVE FLIP-FLOP

logic


TR	TRUTH TABLE								
	tn								
J	K	Q							
0	0	Qn							
0	1	0							
1	0	1							
1	1	۵n							


NOTES: 1. t_n = Bit time before clock pulse. 2. t_{n+1} = Bit time after clock pulse.

description

This J-K flip-flop is based on the master-slave principle. Inputs to the master section are controlled by the clock pulse. The clock pulse also regulates the state of the coupling transistors which connect the master and slave sections. The sequence of operation is as follows:

- 1. Isolate slave from master
- 2. Enter information from \boldsymbol{J} and \boldsymbol{K} inputs to master
- 3. Disable J and K inputs
- Transfer information from master to slave.
 Logical state of J and K inputs must not be allowed to change when the clock pulse is in a high state.





recommended operating conditions

Supply Voltage V _{CC} : SN54L73R										
SN74L73R										
Operating Free-Air Temperature Range, TA: SN54L73R										
SN74L73R										
Fan-Out From Each Output, N					,					
Width of Clock Pulse, $t_{p(clock)}$ (See figure 2)										
Width of Preset Pulse, †p(preset) (See figure 2)										
Width of Clear Pulse, tp(clear) (See figure 2)			· ·							
Input Setup Time, tsetup (See figure 2)										
Input Hold Time, thold (See figure 2)		,								

MIN	NOM	MAX	UNIT
4.5	5	5.5	V
4.75	5	5.25	V
-55	25	125	°C
0	25	70	°C
		10	
200			ns
100			ns
100			ns
≥† p(cl	ock)		
≥0			

TYPES SN54L73R, SN74L73R DUAL J-K MASTER-SLAVE FLIP-FLOP

electrical characteristics (over recommended operating free-air temperature range unless otherwise noted)

	PARAMETER	TEST CONDITIONS †	MIN TYP	MAX	וואט
V _{in(1)}	Input voltage required to ensure logical 1 at any input terminal	V _{CC} = MIN	2		٧
V _{in(0)}	Input voltage required to ensure logical 0 at any input terminal except clock	V _{CC} = MIN		0.7	٧
V _{in(0)}	Input voltage required to ensure logical 0 at clock input terminal	VCC = MIN		0.6	V
V out(1)	Logical 1 output voltage	V _{CC} = MIN, I _{load} = -100 μA	2.4		V
V _{out(0)}	Logical 0 output voltage	V _{CC} = MIN, I _{sink} = 2 mA		0.3	V
1 in (0)	Logical O level input current at J or K	V _{CC} = MAX, V _{in} = 0.3 V		-0.18	mΑ
I _{in (0)}	Logical O level input current at clear, or clock	V _{CC} = MAX, V _{in} = 0.3 V		-0.36 [‡]	mA
l _{in(1)}	Logical 1 level input current	V _{CC} = MAX, V _{in} = 2.4 V		10	μΑ
in(I)	at Jor K	$V_{CC} = MAX$, $V_{in} = 5.5 V$		100	μA
l in(1)	Logical 1 level input current	$V_{CC} = MAX, V_{in} = 2.4 V$		20	μА
in(I)	at clear	V _{CC} = MAX, V _{in} = 5.5 V		200	μΑ
l	Logical 1 level current	V _{CC} = MAX, V _{in} = 2.4 V	_	o†	μA
lin(1)	into the clock input	V _{CC} = MAX, V _{in} = 5.5 V		200 ‡	μΑ
I _{OS}	Short-circuit output current	V _{CC} = MAX	-3	-15	mA
¹ cc	Supply current (each flip-flop)	$V_{CC} = 5 V$, $V_{in(clock)} = 0$	0.76	1.3	mΑ

[†] For conditions shown as MIN or MAX, use the MIN or MAX value specified under recommended operating conditions for the applicable device type.


switching characteristics, V_{CC} = 5 V. T_A = 25°C. N = 10 (see figure 2)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	Unit
fclock	Maximum clock frequency	C ₁ = 50 pF		3		MHz
[†] pd l	Propagation delay time to logical 1 level from clear to output	C ₁ = 50 pF		35	75	ns
[†] pd0	Propagation delay time to logical O level from clear to output	C ₁ = 50 pF		60	150	ns
[†] pd 1	Propagation delay time to logical 1 level from clock to output	C ₁ = 50 pF	10	35	75	ns
[†] pd0	Propagation delay time to logical O level from clock to output	C ₁ = 50 pF	10	60	150	ns


[†] For typical clock input current see page 23.

Approved For Release 2004/02/09: CIA-RDP71B00399R000300150001-0 TYPES SN54L73R, SN74L73R DUAL J-K MASTER-SLAVE FLIP-FLOP

functional block diagram (each flip-flop)



schematic (each flip-flop)




Component values shown are nominal.

Approved For Release 2004/02/09 : CIA-RDP71B00399R000300150001-0 SERIES 54L, 74L

BOLID CIRCUIT® SEMICONDUCTOR NETWORKS


switching characteristics



SERIES 54L, 74L

SOLUD CURCULT SEMICONDUCTOR NETWORKS


FLIP-FLOP WAVEFORM DEFINITIONS





SERIES 54L, 74L


SPOLUD GURGULT® SEMICONDUCTOR NETWORKS

TYPICAL CHARACTERISTICS (GATE PROPAGATION DELAY TIMES)










SERIES 54L, 74L SERIES 54L, 74L SERIES 54L, 74L


TYPICAL CHARACTERISTICS




3


5

Isink - Sink Current - mA



FLIP-FLOPS





SERIES 54bpr74b For Release 2004/02/09 : CIA-RDP71B00399R000300150001-0

SOLID CIRCUIT®


SEMICONDUCTOR NETWORKS†

MARKET WINDS

general

Series 54L/74L semiconductor networks are mounted in a glass-to-metal hermetically sealed, welded package. Package body and leads are gold-plated F-15‡ glass-sealing alloy. Approximate weight is 0.1 gram. All external surfaces

are metallic and are insulated from leads and circuit. All Series 54L/74L networks are available with formed leads, insulator attached, and/or mounted in a Mech-Pak carrier.



leads

Gold-plated F-15‡ leads require no additional cleaning or processing when used in soldered or welded assembly. Formed leads are available to facilitate planar mounting of networks on flat circuit boards. Networks are removed from Mech-Pak carriers with lead lengths of 0.300 inch (0.750 inch tip-to-tip).

insulator

An insulator, secured to the back surface of the package, permits mounting networks on circuit boards which have conductors passing beneath the package. The insulator is 0.0025 inches thick and has an insulation resistance of 10 megohms at 25°C.

mech-pak carrier


The Mech-Pak carrier facilitates handling the network, and is compatible with automatic equipment used for testing and assembly. The carrier is particularly appropriate for mechanized assembly operations and will withstand temperatures of 125°C for indefinite periods.

ordering instructions

Variations in mechanical configuration of semiconductor networks are identified by suffix numbers shown in a table at the right.

O.004 R
Typical

O.760
O



	NO M	ECH-P	AK CA	RRIER	MECH-PAK CARRIER					
Lead Length	0.300 inch					0.300 inch Not Applicable				
Formed Leads	No	No	Yes	Yes	Nο	No	Yes	Yes		
Insulators	Nο	Yes	No	Yes	No	Yes	No	Yes		
Ordering	None	-6	- 7	-1	-2	-3	-4	- 5		
Suffix										

SEMICONDUCTOR-COMPONENTS DIVISION

SEMICONDUCTOR-COMPONENTS DIVISION

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSAPPROVED SERVES THE RIGHT TO MAKE CHANGES AT ANY TIME

POSA

[†]Patented by Texas Instruments Incorporated.

[‡]F-15 is the ASTM designation for an iron-nickel-cobalt alloy containing nominally 53% iron, 29% nickel, and 17% cobalt.

SOLID CIRCUIT SEMICONDUCTOR NETWORKS†



DIODE-TRANSISTOR-LOGIC SEMICONDUCTOR NETWORKS IN MOLDED PLUG-IN PACKAGES

description

Series 15 830N consists of the Series 15 830 general-purpose DTL circuits mounted within a 14-pin plastic package and characterized for operation over the temperature range of 0°C to 75°C.

features

LOW SYSTEM COST

- multifunction gates offering low cost per logic function
- electrically designed specifically for monolithic integrated-circuit technology
- plug-in configuration ideal for flow-soldering techniques
- pins on 100-mil grid spacings for industrial-type circuit-boards

PERFORMANCE

- high speed
- high d-c noise margins
- low power dissipation
- good fan-out capability

EASE OF DESIGN


- familiar logic configuration (DTL)
- single-ended output dot-OR logic
- complete family for design flexibility
- single power supply

specifications, logic symbols and terminal designations

Schematic diagrams, fan-out rules, maximum ratings, and electrical characteristics for Series 15 830N networks are identical to those of the corresponding Series 15 830 type numbers except for maximum propagation delay times. Terminal designations for the Series 15 830N networks are shown in this data sheet.

mechanical data

Series 15 830N networks are mounted on a 14-lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperatures with no deformation, and circuit performance characteristics remain stable when operated in high-humidity conditions.




†Patented by Texas Instruments

‡Maximum t_{pd1} and t_{pd0} for Series 15 830N are 5 ns higher than for Series 15 830. The increase in the typical or median value is negligible.

SERIES 15A830Nd For Release 2004/02/09: CIA-RDP71B00399R000300150001-0

SN15 831N, SN15 845N, SN15 848N MASTER-SLAVE FLIP-FLOPS



TRUTH TABLES


	ODE	-S M	R		
17	t _{n+1}		t _n		
] [Q	C ₂	C ₁	S ₂	Sı
][Qn	Х	0	Х	0
] [Qn	0	Х	Х	0
1 [Qn	Х	0	0	Х
1 [Qn	0	Х	0	Х
]	0	1	1	Х	0
]	0	1	1	0	X
]	1	Х	0	7	1
1	1	0	Х	1	ī
1	Indeterminate	1	1	1	1

J-K MODE							
1	п	t _{n+1}					
S	C,	Ø					
0	0	Qn					
0	1	0					
1	0	1					
1	1	Qn					

NOTES: 1. $t_n = bit$ time before clock pulse.

- 2. t_{n+1} = bit time after clock pulse.
- X indicates that either a logical 1 or a logical 0 may be present.
- 4. Logical 1 is more positive than logical 0
- 5. For operation in the J-K mode connect S_2 to $\overline{\mathbb{Q}}$, and C_2 to \mathbb{Q} .

SN15 850N PULSE-TRIGGERED BINARY



TRUTH TABLES

SYNCHRONOUS										
Pl	JLSE	ÎNPU	t _{n+1} OUTPUT							
S	С	PT,	PT ₂	QQ						
1	Х	X	1	Qn	Qn					
Х	1	1	Х	Qn	Qn					
0	1	0	Х	1	0					
0	Х	0	1	1	0					
1	0	Х	0	0	1					
Х	0	1	0	0	1					
0	0	0	0	Indeterminate						
		•	•	•						

ASYNCHRONOUS									
DIR INF	ECT PUT	OUT	PUT						
S _D	ပ်	ø	Ø						
1	1	Qn	Q̄n						
0	1	0	1						
1	0	1	0						
0	0	1	1						


NOTES:

- 1. X indicates that either a logical 1 or a logical 0 may be present.
- 2. Logical 1 is more positive than logical 0.
- 3. Logical states shown for pulse inputs ${\rm PT_1}$ and ${\rm PT_2}$ indicate that a transition to that state has just occurred.
- Truth tables reflect individual conditions at the inputs. Either direct input may be used to inhibit its corresponding pulse input.


EXAPPROVED BT RELEASE 2004702/09: CIA-RDP71B00399R000300150001-0

Approved For Release 2004/02/09: CIA-RDP71B00399R000300150 REFIES 15 830N SOLID CIRCULT SEMICONDUCTOR NETWORKS


SN15 830N, SN15 832N (BUFFER), SN15 844N (POWER)




SN15 833N DUAL 4-INPUT EXPANDER




SN15 846N
QUADRUPLE 2-INPUT NAND/NOR GATE



SN15 862N
TRIPLE 3-INPUT NAND/NOR GATE



SERIES 15 830 Ned For Release 2004/02/09 : CIA-RDP71B00399R000300150001-0 **SOLID CIRCUIT** SEMICONDUCTOR NETWORKS








BCD TO DECIMAL READOUT DRIVER

BIP-8211P BIP-8507P

The BIP-8211P Decoder/Driver provides decimal readout on a standard rectangular NIXIE® Tube, type 8422 (B-5991) from 8 wire 8-4-2-1 binary-coded decimal inputs. Decoder circuitry which accepts logic level separations of 2.3V to 30V is completely solid state, and controls the selection of the NIXIE tube numeral elements. The BIP-8507P drives a plus/minus rectangular NIXIE tube, type B-5992. The modules feature a socket pack construction; i.e., socket and decoder are an integral unit. Height and width dimensions are those of the socket itself, permitting minimum center-to-center spacing of multi-digit displays. Refer to Bulletin 1066 for typical applications and theory of operation. Bezel assemblies for multi-tube displays are described in Bulletin 1020.






Figure 1. OUTLINE DRAWING

ELECTRICAL SPECIFICATIONS

INPUT REQUIREMENTS (Figure 2)

 INPUT CURRENT (Each input line) BIP-8211P... 1.0 ma max. BIP-8507P... 0.5 ma max.

POWER REQUIREMENTS (Note 3)

* Other modules which can accept other BCD codes such as 5-4-2-1, 2-4-2'-1, 4-2-2'-1, Watts, cyclic 20 Gray, etc., are also available. (SEE BULLETIN 1108)

BCD INPUT SIGNAL LEVEL REQUIREMENTS

Bias Terminals (Note 7)	Using Terminal 12 (Note 9)	Using Terminal 1 or 10 (Note 10)
Minimum Logic Level Separation	2.3V to 30V -5.0V to -0.9V +1.4V to +25V	5.2V to 26V -1.0V to +0.5V +5.7V to +25V

MECHANICAL CHARACTERISTICS

Connector	Outline drawing Figure 1
Receptacle SK-169 (Figure 4) (Note 4)	Terminal Connections Table 1
Mounting Diagram Figure 5, Note 8	Temperature
Weight 1 oz. nom.	Operating
Basing Diagram Figure 3	Non-Operating


Approved For Release 2004/02/09: CIA-RDP71B00399R000300150001-0 (8) 10 c (A) (T) 5 0 E0# 12 0 R: - 22K.1/2W

PIN 12 NOT USED EXCEPT AS NOTED IN APPLICATION BULLETIN NUMBER 1066 FOR SPECIAL APPLICATIONS.

8+ (200V) [1] C ANODE I O NIXIE® TUBE 85992 "+" [5] o IN914 E0*1 12 0

*See Notes 3, 7

Figure 2b. BIP-8507P SCHEMATIC



BOTTOM VIEW

NOTE:

A polarizing pin is added to the connector. This pin is not internally connected and mates with terminal 14 of receptacle SK-169.

Figure 3. BASING DIAGRAM

Figure 2a. BIP-8211P SCHEMATIC

See Notes 3, 7




Figure 4. RECEPTACLE SK-169 (Note 4)





Figure 5. MOUNTING CONFIGURATIONS (Note 8)



* see Notes 3 and 7.

Table 1. TERMINAL CONNECTIONS


	CODE			
NUMERAL	8	4	2	1
0	Đ	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	Ò	1


Table 2. BIP-8211P TRUTH TABLE


NOTES


- 1. Pin 6 on BIP-8211P and Pin 1 on BIP-8507P (NIXIE Tube Anode) are used for test purposes only.
- 2. NIXIE tube is not included as part of the module and must be ordered separately.
- 3. D.C. return for the +200V supply is normally connected to the one E₀ input terminal being used.
- 4. Receptacle SK-169 is not part of the module and must be ordered separately.
- 5. For B+ voltages higher than +200 Vdc, a resistor (R) must be added in series with R₁ (see Figures 2a and 2b) so that the voltage at pin 11 is 200V ± 10 V. For example, to operate the BIP-8211P at +300 Vdc, R is calculated by dividing the voltage difference, 100V (300-200) by the nominal current, 3.7 ma. This gives a result of 27K (100/3.7).
- 6. For logic "0" more positive than logic "1", reverse inputs and input complements.
- 7. All voltages given are referenced to terminal 1 or 12 (BIP-8211P) and 10 or 12 (BIP-8507P); i.e., the voltage at terminal 11 is +200V greater than at terminals 1, 10 or 12. Only one of the bias terminals is used in a given application.
- 8. Modules may be mounted either in front of or behind the panel (Figure 5). Front mounting should be employed only when there is no back lighting. Rear mounting may be used whether or not back lighting is present. Following this rule will eliminate light showing through the panel.
- 9. This applies to both modules.
- 10. This applies to terminal 1 (BIP-8211P) or terminal 10 (BIP-8507).


Burroughs Corporation ELECTRONIC COMPONENTS DIVISION


















2- OUTPUT PULSE DEPENDS ON BIT WEIGHT.


FIGURE 5.6


FIGURE 5.6


DECODER WAVEFORM


FLOW CORPORATION WATERTOWN, MASS WAVE FORMS, GROUND PRESET C-4896-00003 UNIT
























Approved For Release 2004/02/09 : CIA-RDP71B00399R00030





Approved For Release 2004/02/09 : CIA-RDP71B00399R000300150001-0 ÷ 5 ÷ 2 [V] N → OUT ΔI ΑЗ H W ② 13 19 [23] EC INPUT RESET A 2 5 101-40409 TEXAS INST. SNI5848N INTEGRATED CIRCUIT FRIENDS DTI CAMETOR TANT 33 or 20% IN QPL 3 Al-AS 2 Cl 5 3130-148 FIGURE 5.16 148 44 / C5/3-BC3364 148 1 148 148 A 148 FLOW CORPORATION Approved For Release 2004/02/09 : CIA-RDP71B00399R000300150001-101-40409


























DESCRIPTION

LIST OF MATERIAL ITEM PART NO. HAPTI. CLEZTHIC PILLUM. FINISH OF THE PILLUM. FINISH OF THE PILLUM. FINISH OF THE PILLUM. FLOW CORPORATION
205 SIXTH STREET, CAMBRIDGE, MASS
MOUNTING PLATE ### PROCESS VIEWER SPECIFIED

| FRACTORS ±1/04 | DECIMALS ±005(\$PRRG) | Lov(z Rend) | PROD. | SCALE /-/ DWG. NO. 101

